Guest Editorial Special Section on Design Verification and Validation
T HE VERIFICATION and validation problems associated with complex hardware designs are significant and costly. Unlike in the software marketplace, hardware design errors are not tolerated. With growing design complexities, such high standards are increasingly difficult to meet. The papers in this Special Section span a wide range of critical topics in verification including microprocessor validation, simulation-based equivalence checking, system-on-chip (SoC) verification, test generation, and fault emulation.
Microprocessor verification is consistently an important research area. A modeling framework for microprocessor design and validation is presented in "MMV: A metamodeling-based microprocessor validation environment," by Mathaikutty et al. The modeling framework is UML-based and allows the definition of relationships between descriptions at different abstraction levels. The framework also supports the generation of test constraints, which can be satisfied using a constraint solver to generate tests. A compositional verification approach for pipelined processors is presented in, "A refinement-based compositional reasoning framework for pipelined machine verification," by Manolios and Srinivasan. Well-founded equivalence bisimulation refinement is used to prove equivalence between an instruction set architecture and a machine architecture.
The next two papers in this Special Section explore solutions to the equivalence checking problem using simulation rather than formal methods. The work presented in "Novel probabilistic combinational equivalence checking," by Wu et al., determines equivalence between two gate-level circuits by simulating the circuits with a weighted random pattern sequence and then comparing the output signal frequencies. It is possible that two non-equivalent circuits have the same output signal frequencies, so the challenge is to select weights on the input sequence which reduce the aliasing probability. A related problem, checking equivalence between a behavioral and a register-transfer level (RTL) description through simulation, is addressed in "Simulation bounds for equivalence verification of polynomial datapaths using finite ring algebra," by Shekhar et al. This research demonstrates that exhaustive simulation is not necessary to prove equivalence. Shenkar et al. also derive a theoretical upper bound on the number of vectors required to prove equivalence. Several papers focus on different aspects of the SoC verification problem. The difficulty of skew minimization in clock routing makes totally synchronous design practically impossible in SoCs. Detection of synchronization-related errors in SoCs is investigated in, "Validating Power Architecture Technology-based MPSoCs through executable specifications," by Bhadra et al. By comparing the RTL simulation trace to a trace generated by an abstract C++ behavioral description, synchronization issues such as barrier orders, mutual exclusion, and cache coherency can be evaluated. The IEEE 1500 Standard is used to alleviate SoC testing problems by defining a common test wrapper which can be used to access deeply embedded core components. The standard specifies the behavior of the wrapper while allowing core vendors flexibility in the design process. The paper, "IEEE Standard 1500 compliance verification for embedded cores," by Benso et al., outlines the testing requirements to guarantee that a wrapper design is compliant with the IEEE 1500 Standard.
Test generation and fault simulation are fundamental testing problems and are addressed in this Special Section. A behavioral test generation technique is presented in, "Automatic constraintbased test generation for behavioral HDL models," by Hari et al. Test constraints are extracted from the behavioral code and are satisfied using a constraint solver to generate tests. Fault simulation, the process of simulating faulty versions of a design, is often used to determine the resilience of a design to errors. The process is typically time consuming due to the large number of faults evaluated. The research presented in, "Fault emulation for dependability evaluation of VLSI systems," by de Andres et al., employs emulation to greatly accelerate the process.
We hope that this Special Section will be an important source of information about current issues in design verification. Please enjoy the issue! Ian Harris received the B.S. degree in computer science from Massachusetts Institute of Tech
